Affordable Access

Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems

Authors
Publication Date
Source
Online Research Database In Technology
License
Unknown
External links

Abstract

We present an approach to process scheduling based on an abstract graph representation which captures both dataflow and the flow of control. Target architectures consist of several processors, ASICs and shared busses. We have developed a heuristic which generates a schedule table so that the worst case delay is minimized. Several experiments demonstrate the efficiency of the approach.

Statistics

Seen <100 times