Affordable Access

Access to the full text

Platform designer: An approach for modeling multiprocessor platforms based on SystemC

Authors
  • Araujo, Cristiano1
  • Gomes, Millena1
  • Barros, Edna1
  • Rigo, Sandro2
  • Azevedo, Rodolfo2
  • Araujo, Guido2
  • 1 Federal University of Pernambuco, Informatics Center (CIn), Cidade Universitaria 50740-540, Recife, PE, Brazil , Recife (Brazil)
  • 2 University of Campinas, Institute of Computing, Cidade Universitaria Zeferino Vaz, Campinas-SP, Brazil , Campinas-SP (Brazil)
Type
Published Article
Journal
Design Automation for Embedded Systems
Publisher
Kluwer Academic Publishers
Publication Date
Dec 01, 2005
Volume
10
Issue
4
Pages
253–283
Identifiers
DOI: 10.1007/s10617-006-0654-9
Source
Springer Nature
Keywords
License
Yellow

Abstract

This paper[3.5pc] presents the Platform Designer (PD) framework, a set of SystemC based tools that provide support for modeling, simulation and analysis of multiprocessor SoC platforms (MPSoC), at different abstraction levels. PD provides mechanisms for interconnection specification, process synchronization and communication, thus allowing the modeling of a complete platform, in a unified environment. To do that it uses an extension of the ArchC ADL and acsys, a tool that enables the automatic generation of a SystemC simulator of the platform. The main advantages of this approach are twofold. First, designers have more flexibility since they can integrate and configure different processors to the platform, using a single environment. Second, it enables a faster design space exploration, given that it automatically generates SystemC simulators of whole platforms at distinct abstraction levels. A number of platform variations can be tried out with minor design changes, thus reducing design time. Experimental results show the suitability of the platform simulator for design space exploration. Real applications (with medium complexity) run in the platform in few minutes. Combined with the facility to generate platforms with minor changes, this feature allows an improvement of the design space exploration.

Report this publication

Statistics

Seen <100 times