Affordable Access

Publisher Website

The integrated display controller (IDC) for VLSI-design workstations

Authors
Journal
Computers & Graphics
0097-8493
Publisher
Elsevier
Publication Date
Volume
11
Issue
2
Identifiers
DOI: 10.1016/0097-8493(87)90031-8
Disciplines
  • Design

Abstract

Abstract A display controller to accelerate the updating of the frame buffer in raster displays is presented. The advantage of a frame buffer system is the ability to display pictures of any complexity, flicker free. The disadvantage is the great amount of pixel data, which must be updated, when the picture is changed. The Integrated Display Controller (IDC) described in this paper gets its name from the fact that both a pixel plane and a processor are integrated on a single chip. An internal logical unit, a shifter and special memory are provided to process complete rows and columns of pixels, or some part of them in parallel. All operations are performed in one bus cycle, which means that all the pixels addressed in the row or column are modified at the same time. Due to the special organization of the IDC, time consuming operations like block transfer or scrolling can be done significantly faster than in conventional systems. An experimental IDC with a lower screen resolution is developed to demonstrate the feasibility of the design. It is intended for use in VLSI-design workstations, where a great quantity of data has to be manipulated.

There are no comments yet on this publication. Be the first to share your thoughts.

Statistics

Seen <100 times
0 Comments

More articles like this

Design parameters for video display terminal works...

on Journal of Safety Research Jan 01, 1983

A delay insensitive approach to the VLSI design of...

on Microprocessing and Microprogr... Jan 01, 1993

Integrated clinical workstations for image and tex...

on Proceedings / the ... Annual S... 1994
More articles like this..