Affordable Access

Access to the full text

Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC

Authors
  • Abbaszadeh, Asgar1
  • Aghdam, Esmaeil N.1
  • Rosado-Muñoz, Alfredo2
  • 1 Sahand University of Technology, Department of Electrical Engineering, Tabriz, Iran , Tabriz (Iran)
  • 2 University of Valencia, GPDD-DIE-ETSE, Burjassot, Valencia, 46100, Spain , Burjassot (Spain)
Type
Published Article
Journal
Analog Integrated Circuits and Signal Processing
Publisher
Springer US
Publication Date
Mar 22, 2019
Volume
99
Issue
2
Pages
299–310
Identifiers
DOI: 10.1007/s10470-019-01443-9
Source
Springer Nature
Keywords
License
Yellow

Abstract

Sample time error can degrade the performance of time-interleaved analog to digital converters (TIADCs). A fully digital background algorithm is presented in this paper to estimate and correct the timing mismatch errors between four interleaved channels, together with its hardware implementation. The proposed algorithm provides low computation burden and high performance. It is based on the simplified representation of the coefficients of the Lagrange interpolator. Simulation results show that it can suppress error tones in all of the Nyquist band. Results show that, for a four-channel TIADC with 10-bit resolution, the proposed algorithm improves the signal to noise and distortion ratio (SNDR) and spurious-free dynamic range (SFDR) by 19.27 dB and 35.2 dB, respectively. This analysis was done for an input signal frequency of 0.09fs\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$0.09f_s$$\end{document}. In the case of an input signal frequency of 0.45fs\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$0.45f_s$$\end{document}, an improvement by 33.06 dB and 43.14 dB is respectively achieved in SNDR and SFDR. In addition to the simulation, the algorithm was implemented in hardware for real-time evaluation. The low computational burden of the algorithm allowed an FPGA implementation with a low logic resource usage and a high system clock speed (926.95 MHz for four channel algorithm implementation). Thus, the proposed architecture can be used as a post-processing algorithm in host processors for data acquisition systems to improve the performance of TIADC.

Report this publication

Statistics

Seen <100 times