Exploration of potential of strained-Si CMOS for ultra low-power circuit design

Affordable Access

Exploration of potential of strained-Si CMOS for ultra low-power circuit design



ULIS 2007 Submission Template Exploration of Potential of Strained-Si CMOS for Ultra Low-Power Circuit Design H. K. Ramakrishnan1, S. Chattopadhyay1, K. Maharatna2, S. Shedable1, and A. Yakovlev1 1Newcastle University, Merz Court, NE1 7RU, Newcastle upon Tyne, UK 2University of Southampton, Highfield, SO17 1BJ, Southampton, UK Abstract This article investigates the possibility of using strained-Si (s-Si) for the design of future generation low-power digital circuits. The well known property of high current-drive of s-Si makes it very attractive for circuit applications. Here, we simulate the s-Si based inverter circuits to explore its applicability for low power high performance circuits. The simulation parameters are calibrated with experimental devices. The work shows great promise for s-Si in future digital circuit applications, particularly when low- power and high-performance are the dominating factors for design. 1. Introduction Power dissipation in the conventional Si based complementary metal oxide semiconductor (CMOS) digital circuit design is becoming a key design criterion to meet the ever increasing demand for mobile computing with high data rate and the lack of significant advancement of battery technology. Over the years, supply voltage scaling has emerged as the preferable technique for power reduction owing to the quadratic relationship between the supply voltage and active power dissipation [1]. However, the associated compromise comes in the form of drastic increase in circuit delay. In applications requiring high performance, supply voltage scaling poses serious limitation in terms of speed [2]. The International Technology Roadmap for Semiconductors (ITRS) [3] projects sub-1V and 0.5V nominal supply at 90nm and 22nm technology nodes, respectively, for low operating power. Current circuit design research with Si-based CMOS is seriously challenged by these criteria to maintain high-speed operation. Anothe

There are no comments yet on this publication. Be the first to share your thoughts.