Affordable Access

Publisher Website

A hyperconcentrator switch for routing bit-serial messages

Authors
Journal
Journal of Parallel and Distributed Computing
0743-7315
Publisher
Elsevier
Publication Date
Volume
10
Issue
3
Identifiers
DOI: 10.1016/0743-7315(90)90012-e
Disciplines
  • Design

Abstract

Abstract In highly parallel message routing networks, it is sometimes desirable to concentrate relatively few messages on many wires onto fewer wires. We have designed a VLSI chip which is capable of concentrating bit-serial messages quickly for this purpose. This hyperconcentrator switch has a regular layout using ratioed nMOS and takes advantage of the relatively fast performance of large fan-in NOR gates in this technology. A signal incurs exactly 2 lg n gate delays through the switch, where n is the number of inputs to the circuit. The architecture generalizes to domino CMOS and BiCMOS as well. The hyperconcentrator design has applications other than message concentration. It can be used in a superconcentrator switch to provide fault tolerance when interconnections are nonfunctional. Multiple hyperconcentrator switches can be configured into a large partial concentrator switch. The hyperconcentrator design can also be used in a processor datapath to allow various manipulations on bits, including barrel shifting, APL-style compression and expansion, and bit interleaving.

There are no comments yet on this publication. Be the first to share your thoughts.

Statistics

Seen <100 times
0 Comments

More articles like this

On-Line Routing of Real-Time Messages

on Journal of Parallel and Distri... Jan 01, 1996

A 0.35 μm sub-ns wake-up time ON-OFF switchable LV...

on IEEE transactions on biomedica... October 2012
More articles like this..