Affordable Access

Publisher Website

A scalable single-chip multi-processor architecture with on-chip RTOS kernel

Authors
Publisher
Elsevier B.V.
Publication Date
Volume
49
Identifiers
DOI: 10.1016/s1383-7621(03)00101-2
Keywords
  • Architecture Platform
  • Embedded System
  • Hardware Kernel
  • Multi-Processor
  • Multi-Tasking
  • Real-Time Operating System
  • System-On-Chip
Disciplines
  • Design

Abstract

Abstract Now that system-on-chip technology is emerging, single-chip multi-processors are becoming feasible. A key problem of designing such systems is the complexity of their on-chip interconnects and memory architecture. It is furthermore unclear at what level software should be integrated. An example of a single-chip multi-processor for real-time (networked) embedded systems is the multi-microprocessor (MμP). Its architecture consists of a scalable number of identical master processors and a configurable set of shared co-processors. Additionally, an on-chip real-time operating system kernel is included to support transparent multi-tasking over the set of master processors. In this paper, we explore the main design issues of the architecture platform on which the MμP is based. In addition, synthesis results are presented for a lightweight configuration of this architecture platform.

There are no comments yet on this publication. Be the first to share your thoughts.