Affordable Access

Access to the full text

A 12bit 250MSPS pipeline ADC with 4 Gbps serial output interface

Authors
  • Wu, H. J.1
  • Chen, Z. H.1, 2
  • Yu, Z. G.1
  • Ji, H. C.1
  • Zeng, Y. P.1
  • 1 China Electronic Technology Group Corporation, No.58 Research Institute, Wuxi, 214035, China , Wuxi (China)
  • 2 Huangshan University, College of Electronic Engineering, Huangshan, 242700, China , Huangshan (China)
Type
Published Article
Journal
Analog Integrated Circuits and Signal Processing
Publisher
Springer US
Publication Date
Jan 19, 2019
Volume
99
Issue
2
Pages
231–241
Identifiers
DOI: 10.1007/s10470-019-01389-y
Source
Springer Nature
Keywords
License
Yellow

Abstract

A 12bit 250MSPS pipeline analog-to-digital converter (ADC) with serial output interface is presented. The pseudo random digital calibration dithered sub-ADC in first stage is used to lower non-ideal errors and improve the dynamic performance in the high speed ADC. An integrated serial output interface is implemented to convert 12bit parallel data into a differential serial data stream. The pipeline ADC was fabricated with CMOS 180 nm 1.8 V 1P5 M process. The active ADC with the serial output interface consumes a power consumption of 395 mW and occupies an area of 8.0 mm2, where the active area of the interface is 0.75 mm2. The measurement results show that the differential non-linearity and integral non-linearity of the proposed ADC are − 0.22/+ 0.16LSB and − 0.4/+ 0.6LSB, respectively. The spurious free dynamic range and signal-to-noise ratio can get 81.17 dB and 69.92 dB with 20 MHz input signal at full sampling speed. The serial output interface provides an eye height greater than 800 mV for data rates of 4 GHz bits per second with a power of 75 mW.

Report this publication

Statistics

Seen <100 times